Field Division Routing
نویسندگان
چکیده
منابع مشابه
RISC: ICN routing mechanism incorporating SDN and community division
Information-Centric Networking (ICN) is one promising architecture paradigm which is a profound shift from address-centric communication model to information-centric one. Although ICN routing has attracted much attention from researchers, there are few researches on improving it inspired by other fields. In this paper, we propose a Routing mechanism for ICN incorporating Software-Defined Networ...
متن کاملDivision Algorithm Design Using Field Programmable Gate Array
This project is to design eight bit division algorithm program by using Xilinx ISE 10.1 software for simulation algorithm circuit partitioning through hardware Field Programmable Gate Array (FPGA). The algorithms are divide 8-bit dividend by 8-bit divisor for input and get the result 16-bit for the output. Circuit partitioning algorithms eight bits used to implement the distribution process for...
متن کاملA small, physiological electric field orients cell division.
We report on an observation that the orientation of cell division is directed by small, applied electric fields (EFs). Cultured human corneal epithelial cells were exposed to a direct-current EF of physiological magnitude. Cells divided while attached to the culture dish, and most did so with a cleavage plane perpendicular to the EF vector. There are many instances in which cell divisions in vi...
متن کاملAn Adaptive Policy Routing with Thermal Field Approach
This paper introduces an adaptive routing approach based on buffer status and distance in a mesh overlay network: Thermal Field is used for considering buffer stage and distance is applied to select routing policy. The path selection process considers the Thermal Field as a metaphor for the buffer usage based on probability in order to avoid message loss by overloaded peers or delay because of ...
متن کاملTestable Clock Routing Architecture for Field Programmable Gate Arrays
Abstract This paper describes an efficient methodology for testing dedicated clock lines in Field Programmable Gate Arrays (FPGAs). A H-tree based clocking architecture is proposed along with a test scheme. The Htree architecture provides optimal clock skew characteristics. The H-tree architecture consumes at least 25% less of the routing resources when compared to conventional clock routing sc...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: EURASIP Journal on Wireless Communications and Networking
سال: 2010
ISSN: 1687-1499
DOI: 10.1155/2010/560797